Generate dot product of two vectors (HDL Coder)
The Dot Product block is available with Simulink®.
For information about the simulation behavior and block parameters, seeDot Product.
Architecture | Description |
---|---|
Linear (default) |
Generates a linear chain of adders to compute the sum of products. |
Tree |
Generates a tree structure of adders to compute the sum of products. |
Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is 0. See alsoConstrainedOutputPipeline.
Number of input pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is 0. See alsoInputPipeline.
Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is 0. See alsoOutputPipeline.